

## Consistently low subthreshold swing in carbon nanotube transistors using lanthanum oxide

Aaron D. Franklin,<sup>a)</sup> Nestor A. Bojarczuk, and Matthew Copel  
 IBM T. J. Watson Research Center, Yorktown Heights, New York 10598, USA

(Received 9 November 2012; accepted 17 December 2012; published online 8 January 2013)

While a few singular reports have demonstrated carbon nanotube (CNT) transistors with subthreshold swings ( $SS$ ) close to the theoretical limit (60 mV/decade), the majority of devices have more than double the target swing. Here, we show that a low temperature lanthanum oxide dielectric is able to yield a consistently and reproducibly low  $SS$ , with an average of 73 mV/decade and a low of 63 mV/decade. This  $\text{LaO}_x$  film is characterized using medium energy ion scattering and shown to be scalable down to 3.5 nm with minimal leakage and a variation in swing of only  $\pm 13\%$ . With interface traps playing a dominant role in the switching behavior of CNT transistors, these results reveal the existence of dielectrics with more favorable interfacial characteristics for nanotubes that yield low  $SS$  devices. © 2013 American Institute of Physics.

[<http://dx.doi.org/10.1063/1.4774000>]

Carbon nanotube (CNT) field-effect transistors (FETs) are touted for their ability to provide high-performance at low voltages. With recent reports of high performance devices scaled to sub-10 nm dimensions<sup>1</sup> and circuits that can operate at a mere 0.4 V,<sup>2</sup> the prospects for CNTFETs look promising. However, to completely deliver on the promise of a robust low voltage technology, CNTFETs must exhibit superb switching behavior in the form of a consistently low subthreshold swing ( $SS$ ).  $SS$  is a measure of the amount of gate voltage ( $V_{gs}$ ) needed to modulate the current ( $I_d$ ) in a transistor by a factor of ten, or a decade (dec). While there have been a few reports showing a single device with  $SS$  very near the room temperature theoretical limit of 60 mV/dec,<sup>3–5</sup> the vast majority of reports show CNTFETs with more than double the desired  $SS$ .

Stray capacitance is the primary detriment to the switching behavior of a CNTFET. Carrier injection at the source contact can also limit  $SS$  under certain circumstances. For an intrinsic semiconductor FET like a CNTFET, the carriers must be injected into the channel from the source contact, most typically by tunneling through a Schottky barrier. Such tunneling will cause  $SS$  to increase when the thermal barrier in the channel is small and the device is close to the *on*-state. However, deeper into the *off*-state a Schottky barrier device will still be controlled by the thermal barrier in the channel. Furthermore, high work function metals such as Pd have been shown to yield CNTFETs with negligible Schottky barriers,<sup>6,7</sup> minimizing their impact. Stray capacitance is, therefore, the most dominant factor for determining  $SS$  in CNTFETs and is critically dependent on the choice of gate dielectric.

Because a CNT is intrinsic and consists of strong  $sp^2$  bonded carbon, the only stray capacitance that is likely to impact  $SS$  is the interface trap capacitance ( $C_{it}$ ), which is predominantly determined by the gate dielectric. Without a depletion layer capacitance that is typical for a bulk semiconductor

FET, the general relation for  $SS$  in CNTFETs can be simplified to<sup>8</sup>

$$SS = \frac{kT}{e} \ln 10 \times \left( 1 + \frac{C_{it}}{C_g} \right), \quad (1)$$

where  $k$  is Boltzmann's constant,  $T$  is the temperature,  $e$  is the charge of an electron, and  $C_g$  is the geometric gate capacitance ( $C_g = \epsilon_o \epsilon_r A / t_{ox}$ , where  $\epsilon_o$  is the permittivity of free space,  $\epsilon_r$  is the relative dielectric constant,  $A$  is the area of the gate, and  $t_{ox}$  is the oxide thickness). Hence,  $C_{it}$  plays a crucial role in achieving low  $SS$  CNTFETs.

Lanthanum oxide has been investigated by several groups as a replacement candidate for  $\text{SiO}_2$ .<sup>9,10</sup> Much of the interest was motivated by the combination of high dielectric constant ( $\epsilon_r \approx 27$ ) and thermodynamic stability when placed in contact with Si.<sup>11</sup> Unfortunately, the presence of positive charge was found to induce significant flatband voltage shifts, limiting the usefulness of lanthanum oxide in its pure form for silicon MOSFETs.<sup>9</sup> Lanthanum oxides with excess oxygen have also been reported for low-temperature deposition.<sup>12</sup>

In this work, lanthanum oxide is explored as a gate dielectric for locally bottom gated CNTFETs. Results show that the  $\text{LaO}_x$  film provides a more favorable interface to the CNT channel, helping to minimize  $C_{it}$  and consistently yield devices with low  $SS$ . All devices in the study were fabricated on high resistivity Si substrates capped with 1  $\mu\text{m}$   $\text{SiO}_2$ . Local bottom gates of 20 nm Pd were fabricated using electron-beam lithography (EBL), metal deposition, and lift-off in acetone. The  $\text{LaO}_x$  films were deposited in a Riber 2300 molecular beam epitaxy/chemical beam epitaxy (MBE/CBE) system. Base pressure prior to deposition was  $5 \times 10^{-10}$  Torr and process pressure was  $5 \times 10^{-5}$  Torr by evaporating La in a high temperature Knudsen cell in a molecular oxygen environment, giving a deposition rate of 2.3 nm/min. The La cell and substrate are surrounded by liquid nitrogen shrouds, holding the substrate temperature during deposition to the range  $-41$  to  $-38$  °C as indicated with a tungsten/rhenium thermocouple spaced approximately 1/16 of an inch behind the rotating substrate. Following the  $\text{LaO}_x$  formation, CNTs were dispersed

<sup>a)</sup> Author to whom correspondence should be addressed. Electronic mail: aaronf@us.ibm.com.

from solution onto the substrate in the same manner as reported in previous work.<sup>13</sup> There was no special preparation of the  $\text{LaO}_x$  surface prior to nanotube deposition. Finally, source/drain contacts of Pd were formed using EBL, metal deposition, and lift-off. All devices have a channel length ( $L_{ch}$ ) of  $\sim 80$  nm and were electrically tested in air, with no further treatments unless otherwise mentioned.

A schematic of the CNTFET structure is given in Figure 1(a), along with the  $I_d - V_{gs}$  curves from a representative device with a 5.7 nm thick  $\text{LaO}_x$  dielectric in Figure 1(b). Note how close the 63 mV/dec  $SS$  is to the theoretical limit of 60 mV/dec. Also important is that the  $SS$  shows only a mild increase at the two decades of  $I_d$  immediately preceding the *on*-state; an increase that could be due to small Schottky barriers. As mentioned previously, the ability to show a single CNTFET with an impressive  $SS$  is not novel in and of itself. In order for a dielectric to be truly useful, it must enable a consistent yield of low  $SS$  devices, which is suggestive of uniformity in the dielectric quality and in the dielectric-CNT interface.

In order to characterize the thickness and composition of the lanthanum oxide layer, medium energy ion scattering (MEIS) was employed. As illustrated in the schematic of Figure 2(a), MEIS uses a 100 keV beam of protons that backscatter from nuclei in the film via Rutherford scattering. The backscattered protons are detected and provide a linear depth scale by virtue of the energy loss. Two MEIS curves are shown in Figure 2(b) that were used to determine the thick-




FIG. 1. (a) Schematic of device structure, including 5.7 nm  $\text{LaO}_x$  gate dielectric, a local Pd gate, and Pd source/drain contacts. Channel length for all devices is 80 nm. (b) Subthreshold curve for a representative device showing superb switching behavior with a subthreshold swing of 63 mV/dec and ON/OFF ratio  $> 10^6$ . A transfer curve for the same device is inset.




FIG. 2. (a) Schematic illustrating the MEIS film characterization process. (b) MEIS curves from two separate lanthanum oxide films with thicknesses of 3.5 nm and 5.7 nm and composition of  $\text{LaO}_3$ .

ness of the two films—3.5 nm and 5.7 nm. Additionally, the total number of atoms in a film, including oxygen, can be determined by the width of the La peak, while the height of the peak determines the quantity of La atoms. Hence, the MEIS data are used to determine the composition of the films, which are oxygen-rich, with about a 3:1 O:La ratio ( $\text{LaO}_3$ ) as deposited.

To determine the ability of the  $\text{LaO}_3$  to consistently yield low  $SS$  devices, more than 40 CNTFETs were fabricated using the dielectric with a thickness ranging from 3.5 to 5.7 nm among different substrates. A representative set of subthreshold curves from 14 devices are plotted in Figure 3(a). The average  $SS$  of 73 mV/dec, as obtained from all CNTFETs tested, is marked with a line in Figure 3(a), and is the lowest  $SS$  reported to date from a demonstrated set of several dozen nanotube devices. There was an average of 400 mV hysteresis in the devices when  $V_{gs}$  was swept from  $-2$  to  $2$  V at a drain-source bias of  $V_{ds} = -0.5$  V. This level of hysteresis is comparable to recent results for CNTFETs on  $\text{SiO}_2$ , which showed that the hysteresis arises from surface charges that can largely be eliminated from such bottom-gated CNTFETs by applying an appropriate passivation layer.<sup>13</sup>

An important consideration in comparing  $SS$  is the strong dependence on device structure. Nanotubes have been integrated into a wide range of different device designs, each operating slightly differently. Some devices have large ungated regions between the channel and the contacts as opposed to having the CNT channel connect straight to the contacts, as in the present structure. These underlap regions are typically doped, either chemically or electrostatically using a separate global/substrate gate, thus eliminating the




FIG. 3. (a) Subthreshold curves from 14 representative CNTFETs that have  $\text{LaO}_3$  as their dielectric. The noted 73 mV/dec is the average SS from the total of 42 devices that were tested. (b) Subthreshold curves from 14 representative CNTFETs that have  $\text{HfO}_2$  as their dielectric in the same device geometry as the  $\text{LaO}_3$  CNTFETs. The average SS of 118 mV/dec is marked in the plot, as determined from the total of 64 devices that were tested.

impact of Schottky barrier tunneling on SS. Because it is not possible to parse through all of the intricacies among different CNTFET devices, it is most helpful to compare the performance of the  $\text{LaO}_3$  to another dielectric integrated in the same geometry. Hence, a set of CNTFETs were fabricated in the same geometry with a CVD-deposited  $\text{HfO}_2$  dielectric. Subthreshold curves from 14 representative devices out of the set of 64 are plotted in Figure 3(b). We note that the quality of a dielectric has some dependency on the process used to deposit or grow the film; hence, the results for all dielectrics demonstrated herein could be improved by optimization of the growth process and conditions. The process used for the  $\text{HfO}_2$  film is a common CVD growth as used in previous CNTFET work.<sup>1,13,14</sup>

Comparing the subthreshold curves in Figure 3 provides valuable insight into how  $\text{LaO}_3$  compares to the more common  $\text{HfO}_2$ . First, it is clear that the SS is substantially lower in the  $\text{LaO}_3$  devices—the average is nearly 40% smaller than for the  $\text{HfO}_2$ . Assuming no Schottky barrier impact on SS, Eq. (1) would suggest that the  $C_{it}$  for the  $\text{HfO}_2$  devices is five times greater than for the  $\text{LaO}_3$ . Also, the range of threshold voltages ( $V_{th}$ ) is less than half for  $\text{LaO}_3$ , at 0.41 V versus

0.88 V for  $\text{HfO}_2$ ; the  $V_{th}$  variation in CNTFETs was recently shown to be determined primarily by interface charges between a CNT and the supporting dielectric.<sup>13</sup> This tighter  $V_{th}$  distribution is evidence of  $\text{LaO}_3$  providing a better interface to CNTs than  $\text{HfO}_2$ . Finally, comparing the curves in Figure 3 shows that the  $\text{HfO}_2$  devices are much noisier, particularly in the *on*-state. The lower level of noise in  $I_d$  is another indication that the  $\text{LaO}_3$ -CNT interface contains less traps and/or stray charge that can contribute to such noise in CNTFETs.<sup>15</sup>

As mentioned above, the geometry of a CNTFET plays a considerable role in the switching behavior, making comparisons of devices in the same geometry much more meaningful. However, considering a number of studies from different dielectrics can be insightful in terms of the range of SS that is obtained for each dielectric. Such a comparison is made in Figure 4, where studies that used  $\text{SiO}_2$ ,<sup>7,13,15–18</sup>  $\text{Al}_2\text{O}_3$ ,<sup>16,19,20</sup> and  $\text{HfO}_2$  (Refs. 1, 14, and 21–23) are all compared to the  $\text{LaO}_3$  results from this work. The Figure 4 plot makes clear how much smaller the range of SS is from the present devices compared to the most common CNTFET gate dielectrics. Note that the dielectric constant for the different materials may not have been reported in the studies and is therefore an approximation.

In conclusion, we have explored the use of lanthanum oxide ( $\text{LaO}_3$ ) as a gate dielectric for CNTFETs. Devices with subthreshold swings down to 63 mV/dec at room temperature were realized, with an average among 42 devices of 73 mV/dec— $\text{HfO}_2$  was employed in the same geometry and yielded an average of 118 mV/dec with higher noise and a larger range in threshold voltage. MEIS was used to characterize the thickness and composition of the  $\text{LaO}_3$  films. Finally, the SS was compared to studies that used one of the three most common dielectrics for CNTFETs, highlighting how much better and more consistent the switching behavior is for the  $\text{LaO}_3$  CNTFETs. Overall, these results indicate the importance of dielectric-CNT interface quality for obtaining more consistent device performance.




FIG. 4. Subthreshold swing versus the approximate dielectric constant from papers involving the three most common gate dielectrics used with CNTFETs. This shows that nearly the entire range of SS from the  $\text{LaO}_3$  devices falls below the best previously reported SS from one of the common dielectrics.

We are grateful to Jim Bucchignano and Simon Dawes for expert electron-beam lithography assistance and to George Tulevski for deposition of the carbon nanotubes.

- <sup>1</sup>A. D. Franklin, M. Luisier, S.-J. Han, G. Tulevski, C. M. Breslin, L. Gignac, M. S. Lundstrom, and W. Haensch, *Nano Lett.* **12**, 758–762 (2012).
- <sup>2</sup>L. Ding, S. Liang, T. Pei, Z. Zhang, S. Wang, W. Zhou, J. Liu, and L.-M. Peng, *Appl. Phys. Lett.* **100**, 263116 (2012).
- <sup>3</sup>M. H. Yang, K. B. K. Teo, L. Gangloff, W. I. Milne, D. G. Hasko, Y. Robert, and P. Legagneux, *Appl. Phys. Lett.* **88**, 113507 (2006).
- <sup>4</sup>Y. Lu, S. Bangsaruntip, X. Wang, L. Zhang, Y. Nishi, and H. Dai, *J. Am. Chem. Soc.* **128**, 3518–3519 (2006).
- <sup>5</sup>L. Ding, Z. Wang, T. Pei, Z. Zhang, S. Wang, H. Xu, F. Peng, Y. Li, and L.-M. Peng, *ACS Nano* **5**, 2512–2519 (2011).
- <sup>6</sup>Z. Chen, Y.-M. Lin, J. Appenzeller, Ph. Avouris, and J. Knoch, *Nano Lett.* **5**, 1497–1502 (2005).
- <sup>7</sup>A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. Dai, *Nature* **424**, 654–657 (2003).
- <sup>8</sup>S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. (John Wiley & Sons, 1981).
- <sup>9</sup>S. Guha, E. Cartier, M. A. Gribelyuk, N. A. Bojarczuk, and M. C. Copel, *Appl. Phys. Lett.* **77**, 2710 (2000).
- <sup>10</sup>J.-P. Maria, D. Wicaksana, A. I. Kingon, B. Busch, H. Schulte, E. Garfunkel, and T. Gustafsson, *J. Appl. Phys.* **90**, 3476 (2001).
- <sup>11</sup>K. J. Hubbard and D. G. Schlom, *J. Mater. Res.* **11**, 2757 (1996).
- <sup>12</sup>M. Copel, E. Cartier, and F. M. Ross, *Appl. Phys. Lett.* **78**, 1607 (2001).
- <sup>13</sup>A. D. Franklin, G. S. Tulevski, S. J. Han, D. Shahrjerdi, Q. Cao, H.-Y. Chen, H. -S. P. Wong, and W. Haensch, *ACS Nano* **6**, 1109–1115 (2012).
- <sup>14</sup>A. D. Franklin and Z. Chen, *Nat. Nanotechnol.* **5**, 858–862 (2010).
- <sup>15</sup>Y.-M. Lin, J. C. Tsang, M. Freitag, and P. Avouris, *Nanotechnology* **18**, 295202 (2007).
- <sup>16</sup>Y. M. Lin, J. Appenzeller, Z. H. Chen, Z. G. Chen, H. M. Cheng, and P. Avouris, *IEEE Electron Device Lett.* **26**, 823–825 (2005).
- <sup>17</sup>S. Pisana, C. Ducati, S. Hofmann, and J. Robertson, *IEEE Trans. Nanotechnol.* **7**, 458–462 (2008).
- <sup>18</sup>R. V. Seidel, A. P. Graham, J. Kretz, B. Rajasekharan, G. S. Duesberg, M. Liebau, E. Unger, F. Kreupl, and W. Hoenlein, *Nano Lett.* **5**, 147–150 (2005).
- <sup>19</sup>P. Stokes and S. I. Khondaker, *Nanotechnology* **19**, 175202 (2008).
- <sup>20</sup>S. K. Kim, Y. Xuan, P. D. Ye, S. Mohammadi, J. H. Back, and M. Shim, *Appl. Phys. Lett.* **90**, 163108 (2007).
- <sup>21</sup>A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, and H. Dai, *Nano Lett.* **4**, 1319–1322 (2004).
- <sup>22</sup>Z. Zhang, S. Wang, Z. Wang, L. Ding, T. Pei, Z. Hu, X. Liang, Q. Chen, Y. Li, and L.-m. Peng, *ACS Nano* **3**, 3781–3787 (2009).
- <sup>23</sup>Q. Cao, S.-J. Han, G. S. Tulevski, A. D. Franklin, and W. Haensch, *ACS Nano* **6**, 6471 (2012).